ISA Workbench

One declarative .isa description compiles to both a disassembler and a stepping emulator. This workbench loads a binary, renders the generated disassembly, and steps a register / flag / memory debugger driven by the generated micro-op interpreter — the same engine, from one declaration, for any architecture. An instruction the description does not cover is shown as an honest gap, never a fabricated result.